

## Description

The TS3A5017 is a dual single-pole quadruple-throw (4:1) analog switch that is designed to operate from 2.3 V to 3.6 V. This device can handle both digital and analog signals, and signals up to  $V_+$  can be transmitted in either direction.


## Applications

- Sample-and-Hold Circuit
- Battery-Powered Equipment
- Audio and Video Signal Routing
- Communication Circuits

## Features

- Isolation in the Powered-Down Mode,  $V_+ = 0$
- Low ON-State Resistance (10 Ω)
- Low Charge Injection
- Excellent ON-State Resistance Matching
- Low Total Harmonic Distortion (THD)
- 2.3-V to 3.6-V Single-Supply Operation
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Performance Tested Per JESD 22
  - 2000-V Human-Body Model (A114-B, Class II)
  - 1000-V Charged-Device Model (C101)

SOIC, SSOP, TSSOP, OR TVSOP PACKAGE  
(TOP VIEW)



FUNCTION TABLE

$\overline{EN}$	IN2	IN1	D TO S S TO D
L	L	L	D = S <sub>1</sub>
L	L	H	D = S <sub>2</sub>
L	H	L	D = S <sub>3</sub>
L	H	H	D = S <sub>4</sub>
H	X	X	OFF

## Summary of Characteristics

$V_+ = 3.3\text{ V}$ ,  $T_A = 25^\circ\text{C}$

Configuration	Dual Analog MUX/DEMUX (4:1 MUX/DEMUX)
Number of channels	2
ON-state resistance ( $r_{on}$ )	11 Ω
ON-state resistance match ( $\Delta r_{on}$ )	1 Ω
ON-state resistance flatness ( $r_{on(flat)}$ )	7 Ω
Turn-on/turn-off time ( $t_{ON}/t_{OFF}$ )	5 ns/1.5 ns
Charge injection ( $Q_C$ )	5 pC
Bandwidth (BW)	165 MHz
OFF isolation ( $O_{ISO}$ )	-48 dB at 10 MHz
Crosstalk ( $X_{TALK}$ )	-49 dB at 10 MHz
Total harmonic distortion (THD)	0.21%
Leakage current ( $I_{D(OFF)}/I_{S(OFF)}$ )	$\pm 0.1\ \mu\text{A}$
Power-supply current ( $I_+$ )	2.5 $\mu\text{A}$
Package option	16-pin SOIC, SSOP, TSSOP, or TVSOP



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

**TS3A5017**  
**14-Ω DUAL SP4T ANALOG SWITCH**  
**3.3-V/2.5-V DUAL 4:1 ANALOG MULTIPLEXER/DEMULTIPLEXER**



SCDS188 – JANUARY 2005

**ORDERING INFORMATION**

<b>T<sub>A</sub></b>	<b>PACKAGE<sup>(1)</sup></b>		<b>ORDERABLE PART NUMBER</b>	<b>TOP-SIDE MARKING</b>
-40°C to 85°C	QFN – RGY	Tape and reel	TS3A5017RGYR	YA017
	SOIC – D	Tube	TS3A5017D	TS3A5017
		Tape and reel	TS3A5017DR	
	SSOP (QSOP) – DBQ	Tape and reel	TS3A5017DBQR	YA017
	TSSOP – PW	Tube	TS3A5017PW	YA017
		Tape and reel	TS3A5017PWR	
TVSOP – DGV	Tape and reel	TS3A5017DGVR	YA017	

(1) Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at [www.ti.com/sc/package](http://www.ti.com/sc/package).

**Absolute Minimum and Maximum Ratings<sup>(1)(2)</sup>**

over operating free-air temperature range (unless otherwise noted)

		<b>MIN</b>	<b>MAX</b>	<b>UNIT</b>
V <sub>+</sub>	Supply voltage range <sup>(3)</sup>	-0.5	4.6	V
V <sub>S</sub> , V <sub>D</sub>	Analog voltage range <sup>(3)(4)</sup>	-0.5	4.6	V
I <sub>K</sub>	Analog port diode current	V <sub>S</sub> , V <sub>D</sub> < 0		mA
I <sub>S</sub> , I <sub>D</sub>	On-state switch current	V <sub>S</sub> , V <sub>D</sub> = 0 to 7 V		mA
V <sub>I</sub>	Digital input voltage range <sup>(3)(4)</sup>	-0.5	4.6	V
I <sub>I<sub>K</sub></sub>	Digital input clamp current	V <sub>I</sub> < 0		mA
I <sub>+</sub>	Continuous current through V <sub>+</sub>		100	mA
I <sub>GND</sub>	Continuous current through GND	-100		mA
θ <sub>JA</sub>	Package thermal impedance <sup>(5)</sup>	D package		°C/W
		DB package		
		DGV package		
		DW package		
T <sub>stg</sub>	Storage temperature range	-65	150	°C

(1) Stresses above these ratings may cause permanent damage. Exposure to absolute maximum conditions for extended periods may degrade device reliability. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those specified is not implied.

(2) The algebraic convention, whereby the most negative value is a minimum and the most positive value is a maximum

(3) All voltages are with respect to ground, unless otherwise specified.

(4) The input and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

(5) The package thermal impedance is calculated in accordance with JESD 51-7.

### Electrical Characteristics for 3.3-V Supply<sup>(1)</sup>

$V_+ = 3\text{ V to }3.6\text{ V}$ ,  $T_A = -40^\circ\text{C to }85^\circ\text{C}$  (unless otherwise noted)

PARAMETER	SYMBOL	TEST CONDITIONS	$T_A$	$V_+$	MIN	TYP	MAX	UNIT	
<b>Analog Switch</b>									
Analog signal range	$V_D, V_S$				0		$V_+$	V	
ON-state resistance	$r_{on}$	$0 \leq V_S \leq V_+$ , $I_D = -32\text{ mA}$ ,	Switch ON, See Figure 13	25°C Full	3 V	11	12 14	Ω	
ON-state resistance match between channels	$\Delta r_{on}$	$V_S = 2.1\text{ V}$ , $I_D = -32\text{ mA}$ ,	Switch ON, See Figure 13	25°C Full	3 V	1	2 3	Ω	
ON-state resistance flatness	$r_{on(\text{flat})}$	$0 \leq V_S \leq V_+$ , $I_D = -32\text{ mA}$ ,	Switch ON, See Figure 13	25°C Full	3 V	7	9 10	Ω	
S OFF leakage current	$I_{S(\text{OFF})}$	$V_S = 1\text{ V}, V_D = 3\text{ V}$ , or $V_S = 3\text{ V}, V_D = 1\text{ V}$ ,	Switch OFF, See Figure 14	25°C Full	3.6 V	-0.1	0.05 0.2	0.1	μA
	$I_{SPWR(\text{OFF})}$	$V_S = 0\text{ to }3.6\text{ V}$ , $V_D = 3.6\text{ V to }0$ ,	Switch OFF, See Figure 14	25°C Full	0 V	-1	0.5 5	1	
D OFF leakage current	$I_{D(\text{OFF})}$	$V_D = 1\text{ V}, V_S = 3\text{ V}$ , or $V_D = 3\text{ V}, V_S = 3\text{ V}$ ,	Switch OFF, See Figure 14	25°C Full	3.6 V	-0.1	0.05 0.2	0.1	μA
	$I_{DPWR(\text{OFF})}$	$V_D = 0\text{ to }3.6\text{ V}$ , $V_S = 3.6\text{ V to }0$ ,	Switch OFF, See Figure 14	25°C Full	0 V	-1	0.5 5	1	
S ON leakage current	$I_{S(\text{ON})}$	$V_S = 1\text{ V}, V_D = \text{Open}$ , or $V_S = 3\text{ V}, V_D = \text{Open}$ ,	Switch ON, See Figure 15	25°C Full	3.6 V	-0.1	0.05 0.2	0.1	μA
D ON leakage current	$I_{D(\text{ON})}$	$V_D = 1\text{ V}, V_S = \text{Open}$ , or $V_D = 3\text{ V}, V_S = \text{Open}$ ,	Switch ON, See Figure 15	25°C Full	3.6 V	-0.1	0.05 0.2	0.1	μA
<b>Digital Control Inputs (IN1, IN2, EN)<sup>(2)</sup></b>									
Input logic high	$V_{IH}$			Full		2	5.5	V	
Input logic low	$V_{IL}$			Full		0	0.8	V	
Input leakage current	$I_{IH}, I_{IL}$	$V_I = 5.5\text{ V or }0$		25°C	3.6 V	-1	0.05	1	μA
				Full		-1		1	

(1) The algebraic convention, whereby the most negative value is a minimum and the most positive value is a maximum

(2) All unused digital inputs of the device must be held at  $V_+$  or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.

**TS3A5017**  
**14-Ω DUAL SP4T ANALOG SWITCH**  
**3.3-V/2.5-V DUAL 4:1 ANALOG MULTIPLEXER/DEMULTIPLEXER**

SCDS188 – JANUARY 2005

**Electrical Characteristics for 3.3-V Supply<sup>(1)</sup> (continued)**

$V_+ = 3\text{ V to }3.6\text{ V}$ ,  $T_A = -40^\circ\text{C to }85^\circ\text{C}$  (unless otherwise noted)

PARAMETER	SYMBOL	TEST CONDITIONS	$T_A$	$V_+$	MIN	TYP	MAX	UNIT	
<b>Dynamic</b>									
Turn-on time	$t_{ON}$	$V_D = 2\text{ V}$ , $R_L = 300\ \Omega$ ,	$C_L = 35\text{ pF}$ , See Figure 17	25°C	3.3 V	1	5	9.5	ns
				Full	3 V to 3.6 V	1		10.5	
Turn-off time	$t_{OFF}$	$V_D = 2\text{ V}$ , $R_L = 300\ \Omega$ ,	$C_L = 35\text{ pF}$ , See Figure 17	25°C	3.3 V	0.5	1.5	3.5	ns
				Full	3 V to 3.6 V	0.5		4.5	
Charge injection	$Q_C$	$V_{GEN} = 0$ , $R_{GEN} = 0$ $C_L = 0.1\text{ nF}$ ,	See Figure 22	25°C	3.3 V		5	pC	
S OFF capacitance	$C_{S(OFF)}$	$V_S = V_+$ or GND, Switch OFF,	See Figure 16	25°C	3.3 V		19	pF	
D OFF capacitance	$C_{D(OFF)}$	$V_D = V_+$ or GND, Switch OFF,	See Figure 16	25°C	3.3 V		4.5	pF	
S ON capacitance	$C_{S(ON)}$	$V_S = V_+$ or GND, Switch ON,	See Figure 16	25°C	3.3 V		25	pF	
D ON capacitance	$C_{D(ON)}$	$V_D = V_+$ or GND, Switch ON,	See Figure 16	25°C	3.3 V		25	pF	
Digital input capacitance	$C_I$	$V_I = V_+$ or GND,	See Figure 16	25°C	3.3 V		2	pF	
Bandwidth	BW	$R_L = 50\ \Omega$ , Switch ON,	See Figure 18	25°C	3.3 V		165	MHz	
OFF isolation	$O_{ISO}$	$R_L = 50\ \Omega$ , $f = 10\text{ MHz}$ ,	Switch OFF, See Figure 19	25°C	3.3 V		-48	dB	
Crosstalk	$X_{TALK}$	$R_L = 50\ \Omega$ , $f = 10\text{ MHz}$ ,	Switch ON, See Figure 20	25°C	3.3 V		-49	dB	
Crosstalk Adjacent	$X_{TALK(ADJ)}$	$R_L = 50\ \Omega$ , $f = 10\text{ MHz}$ ,	Switch ON, See Figure 21	25°C	3.3 V		-74	dB	
Total harmonic distortion	THD	$R_L = 600\ \Omega$ , $C_L = 50\text{ pF}$ ,	$f = 20\text{ Hz to }20\text{ kHz}$ , See Figure 23	25°C	3.3 V		0.21	%	
<b>Supply</b>									
Positive supply current	$I_+$	$V_I = V_+$ or GND,	Switch ON or OFF	25°C	3.6 V		2.5	7	$\mu\text{A}$
				Full				10	

(1) The algebraic convention, whereby the most negative value is a minimum and the most positive value is a maximum

### Electrical Characteristics for 2.5-V Supply<sup>(1)</sup>

$V_+ = 2.3 \text{ V to } 2.7 \text{ V}$ ,  $T_A = -40^\circ\text{C to } 85^\circ\text{C}$  (unless otherwise noted)

PARAMETER	SYMBOL	TEST CONDITIONS	$T_A$	$V_+$	MIN	TYP	MAX	UNIT	
<b>Analog Switch</b>									
Analog signal range	$V_D, V_S$				0		$V_+$	V	
ON-state resistance	$r_{on}$	$0 \leq V_S \leq V_+$ , $I_D = -24 \text{ mA}$ ,	Switch ON, See Figure 13	25°C Full	2.3 V	20.5	22 24	Ω	
ON-state resistance match between channels	$\Delta r_{on}$	$V_S = 1.6 \text{ V}$ , $I_D = -24 \text{ mA}$ ,	Switch ON, See Figure 13	25°C Full	2.3 V	1	2 3	Ω	
ON-state resistance flatness	$r_{on(flat)}$	$0 \leq V_S \leq V_+$ , $I_D = -24 \text{ mA}$ ,	Switch ON, See Figure 13	25°C Full	2.3 V	16	18 20	Ω	
S OFF leakage current	$I_{S(OFF)}$	$V_S = 0.5 \text{ V}$ , $V_D = 2.2 \text{ V}$ , or $V_S = 2.2 \text{ V}$ , $V_D = 0.5 \text{ V}$ ,	Switch OFF, See Figure 14	25°C Full	2.7 V	-0.1	0.05 0.2	0.1	μA
	$I_{SPWR(OFF)}$	$V_S = 0 \text{ to } 3.6 \text{ V}$ , $V_D = 3.6 \text{ V to } 0$ ,	Switch OFF, See Figure 14	25°C Full	0 V	-1	0.5 5	1	
D OFF leakage current	$I_{D(OFF)}$	$V_D = 0.5 \text{ V}$ , $V_S = 2.2 \text{ V}$ , or $V_D = 2.2 \text{ V}$ , $V_S = 0.5 \text{ V}$ ,	Switch OFF, See Figure 14	25°C Full	2.7 V	-0.1	0.05 0.2	0.1	μA
	$I_{DPWR(OFF)}$	$V_D = 0 \text{ to } 5.5 \text{ V}$ , $V_S = 5.5 \text{ V to } 0$ ,	Switch OFF, See Figure 14	25°C Full	0 V	-1	0.5 5	1	
S ON leakage current	$I_{S(ON)}$	$V_S = 0.5 \text{ V}$ , $V_D = \text{Open}$ , or $V_S = 2.2 \text{ V}$ , $V_D = \text{Open}$ ,	Switch ON, See Figure 15	25°C Full	2.7 V	-0.1	0.05 0.2	0.1	μA
D ON leakage current	$I_{D(ON)}$	$V_D = 0.5 \text{ V}$ , $V_S = \text{Open}$ , or $V_D = 2.2 \text{ V}$ , $V_S = \text{Open}$ ,	Switch ON, See Figure 15	25°C Full	2.7 V	-0.1	0.05 0.2	0.1	μA
<b>Digital Control Inputs (IN1, IN2)<sup>(2)</sup></b>									
Input logic high	$V_{IH}$			Full		1.7		5.5	V
Input logic low	$V_{IL}$			Full		0		0.7	V
Input leakage current	$I_{IH}, I_{IL}$	$V_I = 5.5 \text{ V or } 0$		25°C	2.7 V	-1	0.05	1	μA
				Full					

(1) The algebraic convention, whereby the most negative value is a minimum and the most positive value is a maximum

(2) All unused digital inputs of the device must be held at  $V_+$  or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.

**TS3A5017**  
**14-Ω DUAL SP4T ANALOG SWITCH**  
**3.3-V/2.5-V DUAL 4:1 ANALOG MULTIPLEXER/DEMULTIPLEXER**

SCDS188 – JANUARY 2005

**Electrical Characteristics for 2.5-V Supply<sup>(1)</sup> (continued)**

$V_+ = 2.3\text{ V to }2.7\text{ V}$ ,  $T_A = -40^\circ\text{C to }85^\circ\text{C}$  (unless otherwise noted)

PARAMETER	SYMBOL	TEST CONDITIONS	$T_A$	$V_+$	MIN	TYP	MAX	UNIT	
<b>Dynamic</b>									
Turn-on time	$t_{ON}$	$V_D = 1.5\text{ V}$ , $R_L = 300\ \Omega$ ,	$C_L = 35\text{ pF}$ , See Figure 17	25°C	2.5 V	1.5	5	8	ns
				Full	2.3 V to 2.7 V	1		10	
Turn-off time	$t_{OFF}$	$V_D = 1.5\text{ V}$ , $R_L = 300\ \Omega$ ,	$C_L = 35\text{ pF}$ , See Figure 17	25°C	2.5 V	0.3	2	4.5	ns
				Full	2.3 V to 2.7 V	0.3		6	
Charge injection	$Q_C$	$V_{GEN} = 0$ , $R_{GEN} = 0$ $C_L = 0.1\text{ nF}$ ,	See Figure 22	25°C	2.5 V			pC	
S OFF capacitance	$C_{S(OFF)}$	$V_S = V_+$ or GND, Switch OFF,	See Figure 16	25°C	2.5 V		18.5	pF	
D OFF capacitance	$C_{D(OFF)}$	$V_D = V_+$ or GND, Switch OFF,	See Figure 16	25°C	2.5 V		45	pF	
S ON capacitance	$C_{NC(ON)}$	$V_S = V_+$ or GND, Switch ON,	See Figure 16	25°C	2.5 V		24	pF	
D ON capacitance	$C_{D(ON)}$	$V_D = V_+$ or GND, Switch ON,	See Figure 16	25°C	2.5 V		24	pF	
Digital input capacitance	$C_I$	$V_I = V_+$ or GND,	See Figure 16	25°C	2.5 V		2	pF	
Bandwidth	BW	$R_L = 50\ \Omega$ , Switch ON,	See Figure 18	25°C	2.5 V		165	MHz	
OFF isolation	$O_{ISO}$	$R_L = 50\ \Omega$ , $f = 10\text{ MHz}$ ,	Switch OFF, See Figure 19	25°C	2.5 V		-48	dB	
Crosstalk	$X_{TALK}$	$R_L = 50\ \Omega$ , $f = 10\text{ MHz}$ ,	Switch ON, See Figure 20	25°C	2.5 V		-49	dB	
Crosstalk Adjacent	$X_{TALK(ADJ)}$	$R_L = 50\ \Omega$ , $f = 10\text{ MHz}$ ,	Switch ON, See Figure 21	25°C	3.3 V		-74	dB	
Total harmonic distortion	THD	$R_L = 600\ \Omega$ , $C_L = 50\text{ pF}$ ,	$f = 20\text{ Hz to }20\text{ kHz}$ , See Figure 23	25°C	2.5 V		0.29	%	
<b>Supply</b>									
Positive supply current	$I_+$	$V_I = V_+$ or GND,	Switch ON or OFF	25°C	2.7 V	2.5	7	$\mu\text{A}$	
				Full			10		

(1) The algebraic convention, whereby the most negative value is a minimum and the most positive value is a maximum

TYPICAL PERFORMANCE




Figure 1.  $r_{on}$  vs  $V_{COM}$




Figure 2.  $r_{on}$  vs  $V_{COM}$  ( $V_+ = 3.3$  V)




Figure 3.  $r_{on}$  vs  $V_{COM}$  ( $V_+ = 5$  V)




Figure 4. Leakage Current vs Temperature ( $V_+ = 5.5$  V)




Figure 5. Charge-Injection ( $Q_C$ ) vs  $V_{COM}$






Figure 6.  $t_{ON}$  and  $t_{OFF}$  vs Supply Voltage


**TYPICAL PERFORMANCE**




**Figure 7. tON and tOFF vs Temperature (V+ = 5 V)**




**Figure 8. Logic-Level Threshold vs V+**




**Figure 9. Bandwidth (Gain vs Frequency) (V+ = 5 V)**



**Figure 10. OFF Isolation and Crosstalk vs Frequency (V+ = 5 V)**



**Figure 11. Total Harmonic Distortion vs Frequency**



**Figure 12. Power-Supply Current vs Temperature (V+ = 3.6 V)**



**PIN DESCRIPTION**

PIN NUMBER	NAME	DESCRIPTION
1	$\overline{1EN}$	Enable (active low)
2	IN2	Digital control pin to connect D to S
3	1S <sub>4</sub>	Analog I/O
4	1S <sub>3</sub>	Analog I/O
5	1S <sub>2</sub>	Analog I/O
6	1S <sub>1</sub>	Analog I/O
7	1D	Common
8	GND	Ground
9	2D	Common
10	2S <sub>1</sub>	Analog I/O
11	2S <sub>2</sub>	Analog /O
12	2S <sub>3</sub>	Analog I/O
13	2S <sub>4</sub>	Analog I/O
14	IN1	Digital control pin to connect D to S
15	$\overline{2EN}$	Enable (active low)
16	V <sub>+</sub>	Power supply

**TS3A5017**  
**14-Ω DUAL SP4T ANALOG SWITCH**  
**3.3-V/2.5-V DUAL 4:1 ANALOG MULTIPLEXER/DEMULTIPLEXER**

SCDS188 – JANUARY 2005

**PARAMETER DESCRIPTION**

<b>SYMBOL</b>	<b>DESCRIPTION</b>
$V_D$	Voltage at D
$V_S$	Voltage at S
$r_{on}$	Resistance between D and S ports when the channel is ON
$\Delta r_{on}$	Difference of $r_{on}$ between channels in a specific device
$r_{on(flat)}$	Difference between the maximum and minimum value of $r_{on}$ in a channel over the specified range of conditions
$I_{S(OFF)}$	Leakage current measured at the S port, with the corresponding channel (S to D) in the OFF state
$I_{SPWR(OFF)}$	Leakage current measured at the S port, under powered down mode, $V_+ = 0$
$I_{S(ON)}$	Leakage current measured at the S port, with the corresponding channel (S to D) in the ON state and the output (D) open
$I_{D(OFF)}$	Leakage current measured at the D port, with the corresponding channel (D to S) in the OFF state
$I_{DPWR(OFF)}$	Leakage current measured at the D port, under powered down mode, $V_+ = 0$
$I_{D(ON)}$	Leakage current measured at the D port, with the corresponding channel (D to S) in the ON state and the output (S) open
$V_{IH}$	Minimum input voltage for logic high for the control input (IN, $\overline{EN}$ )
$V_{IL}$	Maximum input voltage for logic low for the control input (IN, $\overline{EN}$ )
$V_I$	Voltage at the control input (IN, $\overline{EN}$ )
$I_{IH}, I_{IL}$	Leakage current measured at the control input (IN, $\overline{EN}$ )
$t_{ON}$	Turn-on time for the switch. This parameter is measured under the specified range of conditions and by the propagation delay between the digital control (IN) signal and analog output (D or S) signal when the switch is turning ON.
$t_{OFF}$	Turn-off time for the switch. This parameter is measured under the specified range of conditions and by the propagation delay between the digital control (IN) signal and analog output (D or S) signal when the switch is turning OFF.
$Q_C$	Charge injection is a measurement of unwanted signal coupling from the control (IN) input to the analog (S or D) output. This is measured in coulomb (C) and measured by the total charge induced due to switching of the control input. Charge injection, $Q_C = C_L \times \Delta V_D$ , $C_L$ is the load capacitance, and $\Delta V_D$ is the change in analog output voltage.
$C_{S(OFF)}$	Capacitance at the S port when the corresponding channel (S to D) is OFF
$C_{S(ON)}$	Capacitance at the S port when the corresponding channel (S to D) is ON
$C_{D(OFF)}$	Capacitance at the D port when the corresponding channel (D to S) is OFF
$C_{D(ON)}$	Capacitance at the D port when the corresponding channel (D to S) is ON
$C_I$	Capacitance of control input (IN)
$O_{ISO}$	OFF isolation of the switch is a measurement of OFF-state switch impedance. This is measured in dB in a specific frequency, with the corresponding channel (S to D) in the OFF state.
X-TALK	Crosstalk is a measurement of unwanted signal coupling from an ON channel to an adjacent ON channel (1S <sub>1</sub> to 2S <sub>1</sub> ). This is measured in a specific frequency and in dB.
BW	Bandwidth of the switch. This is the frequency in which the gain of an ON channel is -3 dB below the DC gain.
THD	Total harmonic distortion describes the signal distortion caused by the analog switch. This is defined as the ratio of root mean square (RMS) value of the second, third, and higher harmonic to the absolute magnitude of the fundamental harmonic.
$I_+$	Static power-supply current with the control (IN) pin at $V_+$ or GND

PARAMETER MEASUREMENT INFORMATION




Figure 13. ON-State Resistance ( $r_{on}$ )




Figure 14. OFF-State Leakage Current ( $I_{D(OFF)}$ ,  $I_{S(OFF)}$ ,  $I_{NO(OFF)}$ )




Figure 15. ON-State Leakage Current ( $I_{D(ON)}$ ,  $I_{S(ON)}$ )





Figure 16. Capacitance ( $C_I$ ,  $C_{D(OFF)}$ ,  $C_{D(ON)}$ ,  $C_{S(OFF)}$ ,  $C_{S(ON)}$ )



- (1) All input pulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz,  $Z_O = 50 \Omega$ ,  $t_r < 5 \text{ ns}$ ,  $t_f < 5 \text{ ns}$ .  
 (2)  $C_L$  includes probe and jig capacitance.  
 (3) See Electrical Characteristics for  $V_D$ .

Figure 17. Turn-On ( $t_{ON}$ ) and Turn-Off Time ( $t_{OFF}$ )




Figure 18. Bandwidth (BW)




Figure 19. OFF Isolation ( $O_{ISO}$ )




Figure 20. Crosstalk ( $X_{TALK}$ )





Figure 21. Adjacent Crosstalk

**TS3A5017**  
**14-Ω DUAL SP4T ANALOG SWITCH**  
**3.3-V/2.5-V DUAL 4:1 ANALOG MULTIPLEXER/DEMULTIPLEXER**


SCDS188 – JANUARY 2005



(1)  $C_L$  includes probe and jig capacitance.

(2) All input pulses are supplied by generators having the following characteristics:  $PRR \leq 10$  MHz,  $Z_O = 50 \Omega$ ,  $t_r < 5$  ns,  $t_f < 5$  ns.

**Figure 22. Charge Injection ( $Q_C$ )**



(1)  $C_L$  includes probe and jig capacitance.

**Figure 23. Total Harmonic Distortion (THD)**

**PACKAGING INFORMATION**

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	Eco Plan <sup>(2)</sup>	Lead/Ball Finish	MSL Peak Temp <sup>(3)</sup>
TS3A5017D	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TS3A5017DBQR	ACTIVE	SSOP/ QSOP	DBQ	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1YEAR
TS3A5017DBQRE4	ACTIVE	SSOP/ QSOP	DBQ	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1YEAR
TS3A5017DE4	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TS3A5017DGVR	ACTIVE	TVSOP	DGV	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TS3A5017DGVRE4	ACTIVE	TVSOP	DGV	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TS3A5017DR	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TS3A5017DRE4	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TS3A5017PW	ACTIVE	TSSOP	PW	16	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TS3A5017PWE4	ACTIVE	TSSOP	PW	16	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TS3A5017PWR	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TS3A5017PWRE4	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM

<sup>(1)</sup> The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS) or Green (RoHS & no Sb/Br) - please check <http://www.ti.com/productcontent> for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Green (RoHS & no Sb/Br):** TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(3)</sup> MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

DGV (R-PDSO-G\*\*)

PLASTIC SMALL-OUTLINE

24 PINS SHOWN



- NOTES: A. All linear dimensions are in millimeters.  
 B. This drawing is subject to change without notice.  
 C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.  
 D. Falls within JEDEC: 24/48 Pins – MO-153  
 14/16/20/56 Pins – MO-194



D (R-PDSO-G16)

PLASTIC SMALL-OUTLINE PACKAGE




- NOTES:
- A. All linear dimensions are in inches (millimeters).
  - B. This drawing is subject to change without notice.
  - C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
  - D. Falls within JEDEC MS-012 variation AC.



PW (R-PDSO-G\*\*)

PLASTIC SMALL-OUTLINE PACKAGE

14 PINS SHOWN



4040064/F 01/97

- NOTES: A. All linear dimensions are in millimeters.  
 B. This drawing is subject to change without notice.  
 C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.  
 D. Falls within JEDEC MO-153

## IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

<b>Products</b>		<b>Applications</b>	
Amplifiers	<a href="http://amplifier.ti.com">amplifier.ti.com</a>	Audio	<a href="http://www.ti.com/audio">www.ti.com/audio</a>
Data Converters	<a href="http://dataconverter.ti.com">dataconverter.ti.com</a>	Automotive	<a href="http://www.ti.com/automotive">www.ti.com/automotive</a>
DSP	<a href="http://dsp.ti.com">dsp.ti.com</a>	Broadband	<a href="http://www.ti.com/broadband">www.ti.com/broadband</a>
Interface	<a href="http://interface.ti.com">interface.ti.com</a>	Digital Control	<a href="http://www.ti.com/digitalcontrol">www.ti.com/digitalcontrol</a>
Logic	<a href="http://logic.ti.com">logic.ti.com</a>	Military	<a href="http://www.ti.com/military">www.ti.com/military</a>
Power Mgmt	<a href="http://power.ti.com">power.ti.com</a>	Optical Networking	<a href="http://www.ti.com/opticalnetwork">www.ti.com/opticalnetwork</a>
Microcontrollers	<a href="http://microcontroller.ti.com">microcontroller.ti.com</a>	Security	<a href="http://www.ti.com/security">www.ti.com/security</a>
		Telephony	<a href="http://www.ti.com/telephony">www.ti.com/telephony</a>
		Video & Imaging	<a href="http://www.ti.com/video">www.ti.com/video</a>
		Wireless	<a href="http://www.ti.com/wireless">www.ti.com/wireless</a>

Mailing Address: Texas Instruments  
Post Office Box 655303 Dallas, Texas 75265